Time: 3Hours

Marks: 80

- N.B: (1) Question No.1 is compulsory.
 - (2) Solve any three questions from the remaining five.
 - (3) Figures to the right indicate full marks
 - (4) Assume suitable data if required and mention the same in the answer sheet.
- 1 Solve any four

20

- (a) Draw basic current mirror and derive expression for output current I_o in terms of reference current I_{REF} .
- (b) For the single stage resistive load CS amplifier as shown in Fig. 1b, $V_{DD}=5V$, $V_{TN}=0.5V$, $\mu nC_{ox}=100\mu A$, (W/L)=70 and $R_D=1K$. Find input voltage swing and corresponding output voltage swing.

$$V_{in} \sim H_{In} \sim V_{out}$$
Fig. 1b

- (c) For NMOS device with W=100µm, L=0.5µm, gm=10mS, the 1/f noise corner frequency is measured to be 500kHz. If tox=90A^O, what is flicker noise coefficient 'K' in this technology.
- (d) What is thermal noise? How to model the same in MOSFET
- (e) Discuss various performance parameters of Comparator.
- 2 (a) Explain design procedure to design 2 stage Operational trans conductance amplifier 15 (OTA) using appropriate equations to meet the specifications like Voltage gain (Av), Gain Bandwidth (GB), Slew Rate (SR), Power Dissipation (P_{diss}), Input Common Mode Range (ICMR), Output Voltage Range.
 - (b) Why frequency compensation is necessary for operational amplifier. Explain 5 Miller's compensation technique with respect to two stage OTA.
- 3 (a) Explain in detail working of switched capacitor Amplifier with neat circuit diagram 10 and appropriate waveforms.
 - (b) Design current mirror load differential amplifier to meet the following specifications 10 small-signal differential voltage gain Av>100V/V, higher cut-off frequency $f_{-3db} \ge 150$ KHz, Slew Rate SR $\ge 10V/\mu$ S, C_L=5pF, Input common Mode Range (ICMR = -1.0V to 2.5V), Power Dissipation P_{diss} ≤ 2 mW, V_{DD}=3.5V, V_{SS}=-3.5V. Use transistors with V_{TN=}0.7V, μ nCox=120 μ A/V², λ_n =0.04V⁻¹, V_{TP=}-0.7V, μ pCox=60 μ A/V², λ_p =0.05V⁻¹

Q.P.Code: 26342

20

4 (a) Explain with the help of suitable example why input referred noise modeled by 10 single voltage source in series with input is incomplete representation of noise at the input. How this problem is overcome?
(b) With the help of suitable block diagram, explain working of Successive 10

Approximate Register (SAR) ADC.

- 5 (a) With the help of circuit diagram and appropriate waveforms, explain common mode 10 response of differential amplifier.
 - (b) Consider 4-bit DAC with following measured output voltage with $V_{REF}=5V$. Find 10 DNL and INL. Does this DAC provide 4-bit resolution? {0.00:0.3195:0.625:1.0375:1.325:1.5625:1.755:2.1875:2.5:2.8125: 3.125:3.5875:3.75:4.0625:4.495:4. 6875}
- 6 Write short notes on any four
 - (a) Comparator Design
 - (b) Cyclic DAC
 - (c) Beta Multiplier
 - (d) Mixed Signal Layout Issues
 - (e) Representation of noise in circuits
