

Q1) a) Shift Reg :-

The binary data in register can be moved within the reg. from one FF to another. The reg. that allows such data transfer is called as shift Reg.

Data can be entered in serial or parallel form & can be retrieved in serial & parallel form.

There are four possible modes of operation.

① SISO ② SIPO ③ PISO ④ PIPO


Application of shift Reg. sequence generators.

b) Drawback of Synch. Counter.

Clock skew.

- It is a phenomenon in synchronous digital systems in which the same sourced clock signal arrives at diff. component at different times, i.e. instantaneous diff. b/w the reading of any two clocks is called their clock skew.

c) Half Adder



I/P		O/P	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Q1) d) Noise Margin

A quantitative measure of a ckt's noise immunity is called Noise Margin.

Noise Margin for CMOS : 1.45 volts

Noise Margin for TTL : 0.4 volts

Q2) a) $F(A, B, C, D) = \sum m(1, 2, 4, 7, 11, 13) + d(9, 15)$
 $F(A, B, C, D) = \sum m(0, 3, 5, 6, 8, 10, 12, 14) + d(9, 15)$

AB \ CD	00	01	11	10
00	1		1	2
01		4	5	6
11	1		13	14
10	8	X	9	10

OR (Using POS)


AB \ CD	00	01	11	10
00		0	3	2
01	0		0	6
11		0	0	14
10	8	0	0	10

$$F(A, B, C, D) = (\overline{A} + \overline{D}) \cdot (\overline{C} + \overline{D} + \overline{B}) \cdot (B + C + \overline{D}) \cdot (A + \overline{B} + C + D) \cdot (A + B + \overline{C} + D)$$

following pos :


$$F(A, B, C, D) = (\overline{A} + \overline{D}) \cdot (\overline{B} + \overline{C} + \overline{D}) \cdot (B + C + \overline{D}) \cdot (A + \overline{B} + C + D)$$

$$F(A, B, C, D) = (\overline{A} + \overline{D}) \cdot (\overline{B} + \overline{C} + \overline{D}) \cdot (B + C + \overline{D}) \cdot (A + B + \overline{C} + D)$$




Q2) b) MOD-5 asynchronous counter.


(3)




State	FF: I/P			O/P (Y)
	Q _C	Q _B	Q _A	Y
0	0	0	0	1
1	0	0	1	1
2	0	1	0	1
3	0	1	1	1
4	1	0	0	1
5	1	0	1	0
6	1	1	0	0
7	1	1	1	0



$$Y = \overline{Q_C} + \overline{Q_B} \overline{Q_A}$$



Q3) a) 8-bit binary adder using IC 7483



Q3 b)

Here, $D = x \oplus y \oplus z$

Q4 a)

$$F_1 = \sum m(1, 2, 3, 6, 4, 11)$$

$$F_2 = \sum m(2, 12, 13)$$

$$F_3 = \sum m(1, 2, 8, 12, 13)$$

Here, F_1

	AB	00	01	11	10
CD	00				
01		1			1
11		1			1
10		1	1		

$$\therefore F_1 = \bar{B}D + \bar{A}CD$$


F_2

	AB	00	01	11	10
CD	00			1	
01				1	
11					
10		1			



$$F_2 = \bar{A}\bar{B}CD + AB\bar{C}$$

	AB	00	01	11	10
CD	00			1	1
01		1		1	
11					
10		1			


$$F_3 = \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}CD + AB\bar{C} + A\bar{C}\bar{D}$$



Q4) b) mod-8 binary counter.



Q5) a) Sequence = '101' using DFF.



p.s.	N.S.		o/p	
	X=0	X=1	X=0	X=1
a	a	b	0	0
b	c	b	0	0
c	a	d	0	1
d	c	b	0	0


Excitation Table

I/P	P.S.		N.S.		F.F.I/P.		O/P
	B	A	BH	A+1	DB	DA	
0	0	0	0	0	0	0	0
0	0	1	1	0	1	0	0
0	1	0	0	0	0	0	0
0	1	1	1	0	1	0	0
1	0	0	0	1	0	1	0
1	0	1	0	1	0	1	0
1	1	0	1	1	1	1	0
1	1	1	0	1	0	1	1



$$D_B = \bar{x}A + xBA$$

$$D_A = x$$

$$y = BA$$



Q5 a)



Q6 a) K map

K-map is a graphical method of simplifying a boolean eqⁿ. K-map is a graphical chart, which contains boxes. K-maps can be written for 2, 3, 4 up to 6 variables.

eg. four. 2 i/p K-map


	A	0	1
B	0		
	1		

K-map for 2 i/p variable consist of $2^2 = 4$ boxes. Inside these boxes we have to enter the values of o/p y for diff. combinations of i/p A & B. we can group these values to minimise these K-map.


96b) Mealy & Moore seq. Machine

There are two sequential logic design models.

Mealy Model



Moore Model



96d) XC9500 family

XC9500 CPLD is xilinx architecture. Internal PLD's in xilinx are called as functional blocks. Each PLD has 36 i/p's & 18 microcells & o/p's.

- Here I/O pins can be used as i/p, o/p, or bidirectional i/p.

Here, GCK → Global Clock

GSR → Global Set/Reset

GTS → Global three state control.

In diag, there are four FB's. Instead we can use upto 16 FBs, where each FB will receive 36 signals from sixteen multiplexers.

XC 9500 diagram

②

