


1) a) i) $(FFFA)_{16} = (1111111111111010)_2$
 $(17777772)_8$

(ii) $(101.1101)_2 = 1 \times 2^2 + 1 \times 2^0 + 1 \times 2^{-1}$
 $+ 1 \times 2^{-2} + 1 \times 2^{-4}$
 $= 4 + 1 + \frac{1}{2} + \frac{1}{4} + \frac{1}{16}$
 $= 5 + \frac{13}{16}$
 $= (5.8125)_{10}$

b) Carry look ahead adder:



$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$

$$S_i = P_i \oplus C_{i-1} = A_i \oplus B_i \oplus C_{i-1}$$

$$C_i = G_i + P_i C_{i-1}$$

$i=0$, $P_0 = A_0 \oplus B_0$, $G_0 = A_0 B_0$

$$C_0 = G_0 + P_0 C_{-1}$$

$$C_1 = G_1 + P_1 G_0 + P_1 P_0 C_{-1}$$


$$C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{-1}$$

$$C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_{-1}$$

Combinational	Sequential ⁽²⁾
① output depends upon present input conditions only.	① Output depends not only on present, but also on past conditions.
② No memory	② Memory is required
③ No need for clock pulses	③ clock pulses necessary for synchronization
④ Not so complex	④ complex circuitry
⑤ Ex: Full adder, subtractor, Multiplexer, decoder, etc	⑤ Ex: Flip-flop, counter, registers, etc

d) Race-Around Condition:

In JK flipflop, when $J=K=1$, output is \bar{Q}_n i.e. complementary of previous output. Hence during the entire pulse duration, output keeps on toggling between 0 and 1. This is occurring since duration of clock pulse t_p is of the order of milliseconds, whereas $\Delta t \rightarrow$ propagation delay time of NAND gates is of the order of μs .



$t_p \rightarrow$ clock pulse duration
 $\Delta t \rightarrow$ propagation delay time

2) ii) b)

$$\overline{AB \cdot (\overline{C+D}) \cdot AB}$$

$$= \overline{AB \cdot (\overline{C+D})} = \overline{AB} + \overline{\overline{C+D}}$$


$$= \overline{AB} + C + D$$

$$= \overline{A} + \overline{B} + C + D$$

2) b) $F(A, B, C, D) = \sum m(0, 1, 3, 4, 8, 9, 15)$

A	B	C	D	F		A	B	C	F
0	0	0	0	1	→	0	0	0	1
0	0	0	1	1					
0	0	1	0	0	→	0	0	1	D
0	0	1	1	1					
0	1	0	0	1	→	0	1	0	D
0	1	0	1	0					
0	1	1	0	0	→	0	1	1	0
0	1	1	1	0					
1	0	0	0	1	→	1	0	0	1
1	0	0	1	1					
1	0	1	0	0	→	1	0	1	0
1	0	1	1	0					
1	1	0	0	0	→	1	1	0	0
1	1	0	1	0					
1	1	1	0	0	→	1	1	1	D
1	1	1	1	1					

2) b) V_{cc} D




3) a) De code ripple counter

q_3	q_2	q_1	q_0	output of reset logic
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0


Design of reset logic

Valid states

Invalid states




o/p of Reset logic = $\bar{Q}_3 + \bar{Q}_2 \bar{Q}_1$





3) b) Conversion of JK to T flip flop

Inputs		Transition (i)	output	
Q	T		J	K
0	0	0	0	X
0	1	1	1	X
1	0	0	X	0
1	1	0	X	1

K-Map for J






K Map for K




Conversion of Inputs

Inputs		Transition (i)	D flip flop outputs	
Q	D		J	K
0	0	0	0	X
0	1	1	1	X
1	0	0	X	1
1	1	1	X	0






A) a) $F = \sum m(3, 6, 7, 13, 14, 15)$



$$F = BC + BD$$


BD

$$\begin{aligned} \bar{F} &= \overline{BC + BD} \\ &= (\overline{BC}) \cdot (\overline{BD}) \end{aligned}$$



(9)

4) b)



SISO, SIPO, PISO, PISO → all 4 operations possible

Parallel Input → 1 is applied at preset inputs, whatever data entering through $D_3 D_2 D_1 D_0$ will be written into the register.