





①

gf code 21793

**Model Solution**

Q.1	Attempt any 4 questions:	
(c)	<p>Find <math>v_N</math>, <math>v_P</math>, and <math>v_O</math> in the circuit of Fig. 1(c) if <math>v_S</math> is 9 V.</p>  <p>Fig. 1(c)</p> $v_N = v_P = \left[ \frac{10}{10+40} \right] v_O = 0.2v_O$ $(v_S - v_N) / 50 = (v_N - v_O) / 20 = (9 - 0.2v_O) / 50 = (0.2v_O - v_O) / 20$ $v_O = -5 \text{ V}, v_N = v_P = -1 \text{ V}.$	[05]
(d)	<p>Design a circuit for <math>V_O = 2V_1 - 3V_2</math> using single op-amp and few resistors.</p>  $V_{out} = -V_2 \left( \frac{R_3}{R_1} \right) + V_1 \left( \frac{R_4}{R_2 + R_4} \right) \left( \frac{R_1 + R_3}{R_1} \right)$ <p>Therefore, <math>R_2 = R_4</math> and <math>R_3 = 3R_1</math></p>	[05]
(e)	<p>Explain how a resistor can be simulated by a switch capacitor circuit.</p>  <p>(a.) (b.)</p>	[05]

Q2



Assume that  $v_1(t)$  and  $v_2(t)$  are changing slowly with respect to the clock period.

The average current is,

$$i_1(\text{average}) = \frac{1}{T} \int_0^T i_1(t) dt = \frac{1}{T} \int_0^{T/2} i_1(t) dt$$

Charge and current are related as,

$$i_1(t) = \frac{dq_1(t)}{dt}$$


Substituting this in the above gives,

$$i_1(\text{average}) = \frac{1}{T} \int_0^{T/2} dq_1(t) = \frac{q_1(T/2) - q_1(0)}{T} = \frac{Cv_c(T/2) - Cv_c(0)}{T}$$

However,  $v_c(T/2) = v_1(T/2)$  and  $v_c(0) = v_2(0)$ . Therefore,

$$i_1(\text{average}) = \frac{C[v_1(T/2) - v_2(0)]}{T} = \frac{C[V_1 - V_2]}{T}$$


For the continuous time circuit:



For  $v_1(t) = V_1$  and  $v_2(t) = V_2$ , the signal frequency must be much less than  $f_c$ .

Q.2 (a) Design a voltage regulator using IC 723 to give  $V_o = 4$  V to 32 V and output current of 2 A. [10]

Design a circuit of either low voltage regulator as shown in figure so as to get fixed 4 V output (or high voltage regulator so as to get fixed 32 V output). Then, derive the components for high voltage regulator to vary the voltage from 4 V to 32 V (or derive the components for low voltage regulator to vary the voltage from 4 V to 32 V).




$$V_o = V_{ref} \times \frac{R_2}{R_1 + R_2}$$

$$R_{sc} = \frac{0.6}{I_{limit}}$$

Transistor of appropriate value of  $\beta$  is connected externally, shown as  $Q_1$  so as to boost the current to 2 A. Without  $Q_1$ , the load current will be around 150 mA.

Q3


(b) Explain  $R-2R$  ladder type digital to analog convertor. [10]



$$V_o = -V_R \frac{R_f}{R} \left[ \frac{B_1}{2^1} + \frac{B_2}{2^2} + \frac{B_3}{2^3} + \dots + \frac{B_n}{2^n} \right]$$

Sr. No.	Digital Input		Analog Output, $V_o$ (V)
	$B_1$	$B_0$	
01	0	0	0
02	0	1	$\frac{V_R}{4}$
03	1	0	$\frac{2V_R}{4}$
04	1	1	$\frac{3V_R}{4}$


Q.3 (a) Explain analog to digital conversion using successive approximation method. [10]



Explanation of Successive approximation type ADC.

04

- (b) Draw a neat circuit diagram of a RC phase shift oscillator using op-amp. Derive its frequency of oscillation. What are the values of  $R$  and  $C$  for frequency of oscillation to be 1 kHz? [10]



RC Phase shift oscillator using opamp


Derive:

$$f_o = \frac{1}{2\pi(\sqrt{6})CR}$$

Choose  $C$  to derive  $R$  for  $f_o = 1$  kHz.

- Q.4 (a) What is an instrumentation amplifier? Draw a neat circuit of an instrumentation amplifier using 3 op-amps. Derive its output voltage equation. [10]

An instrumentation amplifier is a type of differential amplifier that has been outfitted with input buffer amplifiers, which eliminate the need for input impedance matching and thus make the amplifier particularly suitable for use in measurement and test equipment.




$$\frac{V_{out}}{V_2 - V_1} = \left(1 + \frac{2R_1}{R_{gain}}\right) \frac{R_3}{R_2}$$


Derivation of  $V_{out}$ .

- (b) With the help of a neat diagram and voltage transfer characteristics explain the working of an inverting Schmitt trigger. Derive the expressions for its threshold levels. [10]


05



SCHMITT TRIGGER - INPUT AND OUTPUT WAVEFORM



SCHMITT TRIGGER - INPUT OUTPUT CHARACTERISTICS - HYSTERESIS VOLTAGE PLOT




- Q.5 (a) Draw the circuit diagram of a square and triangular waveform generator using op-amp and explain its working with the help of waveforms. [10]

Initially, when power is not applied the voltage across the capacitor C1 is 0. When the power supply is switched ON, the C1 starts charging through the resistor R1 and the output of the opamp will be high (+Vcc). A fraction of this

06


high voltage is fed back to the non-inverting pin by the resistor network R2, R3. When the voltage across the charging capacitor is increased to a point the voltage at the inverting pin is higher than the non-inverting pin, the output of the opamp swings to negative saturation ( $-V_{cc}$ ). The capacitor quickly discharges through R1 and starts charging in the negative direction again through R1. Now a fraction of the negative high output ( $-V_{cc}$ ) is fed back to the non-inverting pin by the feedback network R2, R3. When the voltage across the capacitor has become so negative that the voltage at the inverting pin is less than the voltage at the non-inverting pin, the output of the opamp swings back to the positive saturation. Now the capacitor discharges through R1 and starts charging in positive direction. This cycle is repeated over time and the result is a square wave swinging between  $+V_{cc}$  and  $-V_{cc}$  at the output of the opamp.



If the values of R2 and R3 are made equal, then the frequency of the square wave can be expressed using the following equation:  $F = 1 / (2.1976 R1 C1)$

- (b) Analyze the circuit given in Fig. 5(b). Draw the waveforms at output terminal  $v_o$  and across the capacitor C. Comment on the duty cycle of output waveform. Take diode D as an ideal diode and assume  $R_A$  is equal to  $R_B$ .

[10]



07

Fig. 5(b)

The circuit is basically in astable multivibrator mode. Here, while charging the capacitor, capacitor charges through RA and RB (since diode D is connected reverse). Thus,  $T_c = 0.694(R_A + R_B) * C$ . While discharging, the capacitor will discharge through diode D (since diode D is ideal, offers zero resistance). Thus,  $T_d = 0.694 R_D * C = 0$ . Therefore, Duty cycle =  $T_c / (T_c + T_d) = 100\%$  (approximately) provided ON resistance of internal transistor connected to discharge pin 7 is zero.)

\*\*\*\*\*