

1

QP = 22624



- N.B. : (1) Question No. 1 is compulsory.
 (2) Solve any **three** questions from the remaining **five**
 (3) Figures to the right indicate full marks
 (4) Assume suitable data if necessary and mention the same in answer sheet.

Q.1 Attempt any 5 questions

[20]



a) Compare series and shunt regulator.

- i) Series vltg regulator (In this the regulating element is placed in series with the load)
 ii) shunt vltg regulator (In this regulating element is placed in parallel with the load)



b) What are the major limitation of class B power amplifier and how to overcome the same?

- In class B power amplifier base current will not flow till V_{be} becomes equal to cut in voltage of transistor.
- Under this condition, sinusoidal V_{be} voltage will not produce sinusoidal V_{ce} voltage.
- V_{ce} voltage is distorted during cross over V_{be} when one transistor is cutoff and other transistor is turned ON.



Remedy to overcome cross over distortion.

- Cross over distortion can be eliminated by making some changes in existing class B ckt.
- The change is that a small forward voltage is applied to each transistor to overcome its cut in voltage.
- Therefore the Q pt is shifted slightly above X axis and the operation is no more a class B but class AB operation.

c) What is the need of dual power supply biasing for differential amplifier?
 The differential amplifier using discrete devices employs dual power supply. This is to reduce the number of biasing resistors employed when a single power supply is used. When single power supply is used we need two biasing resistors per transistor. This means a total of four resistors can be avoided which results in substantial reduction in the chip area.

d) Which type of biasing technique is used to bias Integrated Circuit

→ The biasing techniques for BJT and FET amplifiers for most part used voltage divider resistor networks.

→ This technique can be used for discrete ckt's it is not suitable for integrated circuits.

→ This is because of fabrication of resistor on IC requires more area as compared to that of transistor. So fabricⁿ of resistor intensive ckt would require a large area.

→ It is also impossible to fabricate capacitors in HF ranges on an IC. So coupling or bypass cap cannot be fabricated on an IC.

→ Hence biasing of transistor circuits in IC is completely different than that in discrete transistor design.

e) Draw and explain frequency response of BJT CE amplifier.

f) Explain line regulation and load regulation of voltage regulator. Draw the line and load regulation characteristics of ideal and practical voltage regulator.

→ The quality of IC regulator is often determined on the basis of three important parameters: line regulation, load regulation and ripple rejection

i) Line regulation: It is dependent on operating temperature of regulator.

→ Lesser line regulation implies better quality of an IC.

→ It is defined as the change in the regulated o/p vltg due to change in unregulated i/p vltg over a specific range.

ii) Load regulation: It describes change of o/p vltg over a specified load current.

→ For eg: LM7815 has load regulation of 12mV for change of load current over a range from 5mA to 1.5A.

03

- Q.2 a) For the circuit shown in Fig. 2a, the transistor parameters are $V_{BE(on)} = 0.7V$, $\beta = 100$, $C_{\pi} = 2 \text{ pF}$, $C_{\mu} = 0.2 \text{ pF}$. Find lower cutoff frequency and midband gain. [10]





Fig.2a

STEP 1: DC ANALYSIS



$$V_B = \frac{4k \times 10}{4k + 20k} = 1.667V$$


$$I_C \approx I_E = 2.417 \text{ mA}$$

$$g_m = \frac{I_C}{V_T} = \frac{2.417 \times 10^{-3}}{26 \times 10^{-3}} = 92.9 \text{ mA/V}$$


$$g_m = \frac{\beta}{r_{\pi}}$$

$$r_{\pi} = \frac{100}{92.9 \times 10^{-3}} = 1076.426$$

STEP 2: AC ANALYSIS [LOW FREQUENCY RESPONSE]



Using time constant technique



where

$$\begin{aligned} Z_i &= R_b \parallel r_{\pi} \\ &= 20k \parallel 4k \parallel 1076.426 \\ &= 812.227 \Omega \end{aligned}$$


$$\begin{aligned} \tau_s &= R_{eq} \times C_c \\ &= (Z_i + R_s) \times C_c \\ &= (812.227 + 100) \times 47 \times 10^{-12} \text{ s} \\ &= 0.0429 \text{ sec} \end{aligned}$$

$$\begin{aligned} f_L &= \frac{1}{2\pi \tau_s} \\ &= \frac{1}{2\pi \times 0.0429} \\ f_L &= 3.709 \text{ Hz} \end{aligned}$$


04

b) Determine unity gain bandwidth of N channel MOSFET with parameters [10]
 $K_n = 0.25 \text{ mA/V}^2$, $V_{TN} = 1\text{V}$, $\lambda=0$, $C_{gd} = 0.04 \text{ pF}$, $C_{gs} = 0.2 \text{ pF}$, $V_{GS} = 3\text{V}$. If a $10 \text{ k}\Omega$ load is connected to the output between drain and source determine the Miller capacitance and cut-off frequency.


Q.3 a) Draw circuit diagram of MOSFET based differential amplifier and derive [10]
 the expression for differential gain, common mode gain and CMRR.



AC EQUIVALENT CIRCUIT



DC supply is shorted to ground and current source is assumed to have infinite o/p res.



KCL at node V_s .

$$\frac{V_s}{R_o} = g_m V_{gs1} + g_m V_{gs2}$$

$$V_{gs1} = V_1 - V_s$$

$$V_{gs2} = V_2 - V_s$$

$$g_m (V_1 - V_s + V_2 - V_s) = \frac{V_s}{R_o}$$

$$g_m R_o (V_1 + V_2) = V_s + 2g_m R_o V_s$$

$$V_s = \frac{g_m R_o (V_1 + V_2)}{1 + 2g_m R_o}$$

One sided o/p is obtained from drain of M_2


$$V_o = -g_m V_{gs2} R_D$$

$$\text{But } V_{gs2} = V_2 - V_s$$

$$\therefore V_o = -g_m R_o (V_2 - V_s)$$

05

STEP 2: AC ANALYSIS



Overall ip resistance.

Taking emitter resistance to base side

$$\therefore R_E(1+\beta_D)$$

$$z_i = R_B \parallel [r_{\pi} + (1+\beta_D)R_E]$$

$$= 300k \parallel 100k [340.958k + 120 \times 120 \times 1k]$$

$$= 75k \parallel [14.740 \times 10^6]$$


$$z_i = 1405 \times 10^{12} \Omega$$

$$z_i = 74.620k$$


Overall op resistance.

(set $V_i = 0$)

r_{π} resistance from base is transferred to emitter.



$$z_o = \left(\frac{r_{\pi}}{1+\beta_D} \right) \parallel R_E$$



$$z_o = \left[\frac{340.958k}{120 \times 120} \right] \parallel 1k$$

$$= 23.63 \parallel 1k$$

$$z_o = 23.084 \Omega$$

- Q.4 a) Explain the working of two transistor (BJT) current source with the help of necessary current relationships. Also explain the effect of finite output resistance on current source performance and techniques to improve the same. [10]

06

$$A_d = \frac{g_m R_D}{2} = \sqrt{2k_n I_Q} \cdot \left(\frac{R_D}{2}\right)$$

$$= \sqrt{\frac{k_n I_Q}{2}} \cdot R_D$$

$$A_c = \frac{-\sqrt{2k_n I_Q} \cdot R_D}{1 + 2\sqrt{2k_n I_Q} R_D}$$

$$\therefore \text{CMRR} = \frac{1}{2} [1 + 2\sqrt{2k_n I_Q} \cdot R_D]$$

b) Determine overall input resistance and output resistance of the circuit as [10] shown below in Fig. 3b. For both the transistors $\beta=120$




Fig. 3b

STEP 1: DC ANALYSIS

$$V_B = \frac{100k \times 10}{100k + 300k}$$

$$V_B = 2.5V$$

$$V_B - V_{BE1} - V_{BE2} - I_E R_E = 0$$

$$I_E = \frac{V_B - 1.4}{R_E}$$

$$= \frac{2.5 - 1.4}{1k}$$


$$I_E = 1.1mA$$

$$r_e = \frac{V_T}{I_E} = 23.636$$

$$r_{\pi} = \beta_D r_e = 120 \times 120 \times 23.636$$


$$= 340.363k$$

$$= 340.358k$$



07

- The two transistor current source is also known as a current mirror.
- It is the bias building block in design of IC current sources.
- Fig below shows the ckt diagram of basic current source.
- It consists of 2 matched (identical) transistors Q_1 and Q_2 .
- They are operated at same temp. and their bases and emitters are connected together.



- Base and collector terminals of Q_1 are connected to each other.
 - $\therefore Q_1$ is equivalent to a diode.
 - So as soon as supply vltg is applied, BE junction of Q_1 gets forward biased and a reference current I_{REF} starts flowing.
- Current relationships.

→ In fig 1, V_{BE} of both the transistors are same and transistors are identical

$$\rightarrow I_{B1} = I_{B2} \quad \& \quad I_{C1} = I_{C2}$$

→ KVL to collector of Q_1

$$I_{REF} = I_{C1} + I_{B1} + I_{B2}$$

$$\begin{aligned} \therefore I_{REF} &= I_{C1} + 2I_{B2} \\ &= I_{C1} + 2 \frac{I_{C2}}{\beta} \end{aligned}$$


$$I_{REF} = I_{C2} \left[1 + \frac{2}{\beta} \right]$$

$$I_{C2} = I_{O} = \frac{I_{REF}}{\left[1 + \frac{2}{\beta} \right]}$$

b) Draw the circuit of V_{BE} multiplier biased class AB amplifier and explain the working and advantages of V_{BE} multiplier biased class AB amplifier. [5]

Q8

CLASS AB BIASING USING VBE MULTIPLIER
The ckt diagram is as shown below



c) What are the ideal characteristics of opamp and also explain the effect of high frequency on OPAMP gain and phase. [5]

CHARACTERISTICS OF IDEAL OPAMP

Characteristics of ideal opamp

- i) Infinite voltage gain
- ii) infinite i_p impedance.
- iii) zero o_p impedance
- iv) Infinite BW.
- v) No change in the characteristic features with changes in temperature
- vi) When equal voltages are applied at the 2 i_p terminals the o_p is zero
- vii) Infinite slew rate.

→ The gain of the opamp rolls off after a certain frequency is reached.

→ Obviously there must be a capacitive component in the equivalent circuit of the opamp since its reactance decreases as freq increases

→ Two major sources responsible for capacitive effects:

i) Physical characteristics of semiconductor devices
→ Opamps are made of BJT's & FET's which contain junction capacitors

→ These junction capacitors are very small (pF range) and act as O.C at low freq.

→ But they take finite values at higher frequencies. As freq increases, reactances of these capacitors decrease.

ii) Capacitive effect due to internal construction of opamp.


→ In opamps a number of transistors as well as resistors and sometimes a capacitor are integrated on the same material called the substrate.

→ In fact the substrate acts as an insulator & helps to separate these components


09

- Q.5 a) Draw the circuit diagram of transformer coupled class A power amplifier. [10]
Also draw ac and dc loadlines for the same. Derive the expression for its power conversion efficiency.

Circuit diagram




DC and AC Loadline



$$\% \eta_{max} = \frac{1}{2} = 50\%$$

- b) Explain the working of basic differentiator with the help of input and output waveforms. Also derive the expression for the output voltage. What are the limitations of basic differentiator and how to overcome these limitations. [10]


- Differentiator as the name suggests performs the mathematical operation of differentiation i.e. o/p w/f is the derivative of the i/p w/f. (rate of change of i/p v/tg).
- Differentiator ckt can be constructed from a basic inverting amplifier if the i/p resistor R_i is replaced by a capacitor C as shown below



$$\therefore V_o = -R_F C_1 \frac{dV_{in}}{dt}$$

- Thus the o/p v/tg V_o is equal to $R_F C_1$ times the negative instantaneous rate of change of i/p v/tg V_{in} with time.

Waveforms




[20]

Q.6 Short notes on: (Attempt any four)


a) Zener voltage regulator

- The characteristic of zener diode i.e constant voltage at wide range of current variation through the device makes it suitable to be used as regulator (in the breakdown / zener region)
- Shunt regulator is the ckt in which the regulating element is connected across the load.
- Fig below shows the ckt of zener shunt regulator



- As long as i/p vltg V_{in} is greater than zener vltg V_z , the zener diode operates in breakdown region and maintains constant vltg across the load.
- The series resistance R_s limits the i/p current.

b) Power MOSFET




- c) Class AB power amplifier
- d) High pass and Low pass filter using OPAMP




FIRST ORDER LOW PASS

→ circuit diagram.




FIRST ORDER HIGH PASS

→ circuit diagram



→ If R_i resistor R_i & R_F resistor R_F are used to determine gain of filter in passband

e) High Frequency hybrid pi model of BJT



Components of hybrid pi eq. a) Base-emitter b) Collector-emitter c) Base-collector

