

01

Q.P. code: 21325

Paperset 2 Solution

(1)

Q1.a) data i/p's = A, B, C (4) mks  
o/p's =  $y_1$  (MSB) &  $y_2$  (LSB)

A	B	C	$y_1$	$y_2$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$y_1 = AB + BC + AC$$
$$y_2 = A \oplus B \oplus C$$

Q1.b) DeMorgan's theorems

i)  $\overline{AB} = \overline{A+B}$  proof (2) mks

ii)  $\overline{A+B} = \overline{A} \cdot \overline{B}$  proof (2) mks

Q1.c) Steps of Quine McClusky (4) mks

- listing of minterms
- group according to no. of 1's
- Form 1st & 2nd reduction tables.
- cover table
- choose columns & get the answer

Q1.d) 4:1 MUX (4) mks

- diagram
- truth table & equations
- explanation
- circuit diagram

Q1.e) Weighted codes (4) mks

- explanation
- examples
- eg. binary code (8, 4, 2, 1 weights)

Q1 f) Parity (4) mks  
 - explanation  
 - even & odd parity  
 - error detection by parity  
 - eg. Hamming Code

Q2 a) SR FlipFlop using NAND gates :- (10) mks  
 - diagram  
 - working of the F/F  
 - truth table  
 - characteristic equation  
 - state transition diagram  
 - excitation table

Q2 b) 4 bit Gray ( $G_3, G_2, G_1, G_0$ ) code to binary ( $B_3, B_2, B_1, B_0$ ) code converter :-  
 - Truth table (3) mks  
 - Kmaps & equations (5) mks  
 - circuit diagram (2) mks.  
 $B_3 = G_3, B_2 = G_3 \oplus G_2, B_1 = G_3 \oplus G_2 \oplus G_1, B_0 = G_3 \oplus G_2 \oplus G_1 \oplus G_0$

Q3 a) Quine McClusky's method :-  

$$Y = f(A, B, C, D) = \sum m (0, 1, 3, 4, 5, 6, 11, 13, 14, 15)$$

$$= \prod M (2, 7, 8, 9, 10, 12)$$
 - list all minterms (1) mk  
 - group according to no. of 1's. (3) mks  
 - Form 1<sup>st</sup> & 2<sup>nd</sup> reduction tables (2) mks  
 - cover table (2) mks  
 - choose columns & get the answers (2) mks  

$$Y = \overline{A}\overline{C} + \overline{B}CD + B\overline{C}\overline{D} + ABD$$

Q3 b) full subtractor

- truth table (2) mks
- K maps & equations for (3) mks
  - Difference and
  - Borrow
- circuit diagram (2) mks

Q3 c) Universal gates (3) mks

- NAND and NOR
- explanation about their use  
eg. mass production, low cost of manufacturing

Q4 a) Binary asynchronous decade counter

- diagram (2) mks
- explanation (4) mks
- timing diagram (2) mks
- reset logic (2) mks

Q4 b)  $y = f(A, B, C, D)$   
 $= \prod M(1, 2, 3, 5, 6, 7, 8, 12, 13)$   
 $= \sum m(0, 4, 9, 10, 11, 14, 15)$

i)

	D0	D1	D2	D3	D4	D5	D6	D7
$\bar{A}$	0	1	2	3	4	5	6	7
A	8	9	10	11	12	13	14	15
	$\bar{A}$	A	A	A	$\bar{A}$	0	A	A

(5) mks


ii)

	D0	D1	D2	D3
$\bar{A}\bar{B}$	0	1	2	3
$\bar{A}B$	4	5	6	7
$A\bar{B}$	8	9	10	11
AB	12	13	14	15


$D_0 = \bar{A}\bar{B} + \bar{A}B = \bar{A}$   
 $D_1 = \bar{A}B$   
 $D_2 = \bar{A}\bar{B} + A\bar{B} = \bar{B}$   
 $D_3 = A\bar{B} + AB = A$

(5) mks

Q4



4



Q5 a) Logic families  
- comparison (3) mks  
- explanation (7) mks

Q5 b) Serial i/p Serial o/p register  
- diagram (4) mks  
- explanation (6) mks

Q6. a) Counter ICs :-  
- diagram (2) mks  
- explanation (2) mks  
- examples (1) mk

Q6 b) Hamming Code :  
 - explanation (3) mks  
 - example (2) mks

Q6 c) Excess-3 code :  
 - explanation (3) ~~mks~~ mks  
 - self complementing code (2) mks.

Q6 d) Parity Generator Circuit  
 - at the transmitting end (2) mks  
 - example (1/2) mk

Parity Checker Circuit  
 - at the receiving end (2) mks  
 - example (1/2) mk

Q6 e) 5 & 6 variable K maps  
 - explanation (2) mks  
 - examples of both type of K-maps (3) mks