

Q.P Code :- 25077

Q.1 (e)

i) MOV A, @R0 :- Move indirect RAM to accumulator.


ii) SETB bit :- set direct bit

iii) JNC rel :- Jump if Carry not set

iv) MOVC A, @A+DPTR :- Move code byte relative to DPTR to accumulator

v) CPL C :- Complement Carry.

Q.1 (c)



Program

```
again:-SETB P1.1  
CALL DELAY  
CLR P1.1  
SETB P1.2  
CALL DELAY  
CLR P1.2  
SJMP again
```

1ms DELAY :- MOV R6, #256 D
MOV R7, #250 D

Label1: DJNZ R6, Label1

Label2: DJNZ R7, Label2

RET.

Note: (any other way/method of generating delay could be acceptable).

Q.1 (d) 8051 program to find factorial of no. 05H.

```

ORG 000H
MOV R0, #5
MOV A, R0
ACALL FACT
FACT: DEC R0
      CJNE R0, #0, rel; value of R0 is compared with 1
      SJMP stop
rel:  MOV B, R0
      MUL AB
      ACALL FACT
stop: END.

```

Q.3 (a) Assuming XTAL = 11.0592 MHz, 50Hz square wave

→ $T = \frac{1}{50\text{Hz}} = 20\text{ms}$ period of square wave.

1/2 of it for high & 1/2 for low = 10ms.

$$\frac{10\text{ms}}{1.085\mu\text{s}} = 9216 \quad \& \quad 65536 - 9216 = 56320(d)$$

$$= \text{DC00H} \quad \therefore \text{TL} = 00\text{H}, \text{TH} = \text{DCH}.$$

using Timer 1, mode 1.

MOV TH0, #10H; Timer 1, mode 1.

again: MOV TL1, #00H — lower byte

MOV TH1, #0DCH — Higher byte count

SETB TR1 start timer 1

back: JNB TF1, Back stay until timer rolls.

CLR TR1 stop timer 1

CPL P2.3 complement P2.3 to get hi, lo

CLR TF1 clear timer flag

SJMP again reload count.

Q4b. Program for serial communication.

MOV TMOD, #20H ; timer 1, mode 2

MOV TH1, #-3 ; 9600 baud

MOV SCON, #50H

SETB TRI

Again : MOV A, # "B" ; Transfer "B"

ACALL Trans

MOV A, # "E"

ACALL Trans

MOV A, # "S"

ACALL Trans

MOV A, # "T"

ACALL Trans

SJMP again

Trans : MOV SBUF, A ; load SBUF
here : JNB TI, here ; wait for last bit
CLR TI ; to transfer
RET ; send next.

- Q5 a. i) ADD R3, R2, R1 :- add contents of R1 + R2
add store in R3
- ii) CMP R3, R2 ; - Compare contents of R2
+ R3, check flags (Test)
- iii) TST R2, R5 :- set cc on R2 + R5, bit
test.
- iv) STMFD R13!, {R0-R2, R14} - use stack to
save/restore the
return address +
registers.
- v) ~~STR~~ CMN R1, R2 ; compare negated.

Q.5 (b) Interfacing.

- i) 16KB RAM using 8kb devices
- ii) 16KB ROM using 8kb devices.

Addresses for RAM + ROM.

for 8KB - no. of address lines = 13
i.e. A₀ to A₁₂

RAM S.A device 1 = 0000H
+ ROM E.A -11- 1FFFH

S.A device 2 = 2000H.
Ending address 2 = 3FFFH.

remaining 3 lines for chip select i.e. A₁₃ to A₁₅

