

Q.P. 23710

①

SE IT Sem IV CBS 95 QP code: 00023710  
Computer Organization & Architecture  
Exam Date: 12/12/17

①

Marks : 80

Time : 3 Hrs.

Note : Q1 is compulsory.  
Attempt any THREE out of the remaining questions.  
Assume suitable data if necessary.

Q1. Attempt any 4 sub questions

- a) Definition of Computer Organization : describes the function and design of the various units of digital computer and  
Definition of Computer Architecture : attributes visible to the programmer i.e. those attributes that have a direct impact on the logical execution of a program.

b)



(a) Single format



(b) Double format

Figure 9.21 IEEE 754 Formats

c)

1. Capacity
2. Speed
3. Latency
4. Bandwidth

d)

Instr. No.	Pipeline Stage						
	IF	ID	EX	MEM	WB		
1	IF	ID	EX	MEM	WB		
2		IF	ID	EX	MEM	WB	
3			IF	ID	EX	MEM	WB
4				IF	ID	EX	MEM
5					IF	ID	EX
<b>Clock Cycle</b>	<b>1</b>	<b>2</b>	<b>3</b>	<b>4</b>	<b>5</b>	<b>6</b>	<b>7</b>


e) data are exchanged between the processor and the I/O module.

The processor executes a program that gives it direct control of the I/O operation.

When the processor must wait until the I/O operation is complete.

It does not interrupt the processor

Q2. a) Calculate the number of page hits and faults using FIFO, LRU and OPTIMAL page replacement algorithms for the following page frame sequence : 5, 6, 6, 3, 8, 5, 7, 8, 6, 5, 8, 5. (FRAME SIZE = 3). (10 M) P.T.O



Q29

FIFO

5 6 6 3 8 5 7 8 6 5 8 5

5	5	5	<del>5</del>	8	8	8	8	6	6	6	6
	6	6	6	6	5	5	5	5	5	8	8
		<del>3</del>	3	3	7	7	7	7	7	7	5

F=1 F=2 H=1 F=3 F=4 F=5 F=6 H=2 F=7 H=3 F=8 F=9

PH = 03 PF = 09

LRU

5 6 6 3 8 5 7 8 6 5 8 5

5	5	5	5	8	8	8	8	8	8	8	8
	6	6	6	6	5	5	5	6	6	6	6
			3	3	3	7	7	7	5	5	5

F=1 F=2 H=1 F=3 F=4 F=5 F=6 H=2 F=7 F=8 H=3 H=4


PH = 4 PF = 08

OPT

5 6 6 3 8 5 7 8 6 5 8 5

5	5	5	5	5	5	7	7	7	5	5	5
	6	6	6	6	6	6	6	6	6	6	6
			3	8	8	8	8	8	8	8	8

F=1 H=1 F=3 F=4 H=2 F=5 H=3 H=4 F=6 H=5 H=6



Q3 a) Figure 4.1 The Memory Hierarchy

- b)
1. SISD : Single Instruction Stream Single Data Stream
  2. SIMD : Single Instruction Stream Multiple Data Stream
  3. MISD : Multiple Instruction Stream Single Data Stream
  4. MIMD : Multiple Instruction Stream Multiple Data Stream

- Q4 a)
- Immediate Addressing
  - Direct Addressing
  - Register Addressing
  - Indirect Addressing
  - Register indirect addressing
  - Displacement Addressing
  - Stack Addressing

b)




Figure 9.12 Booth's Algorithm for Two's Complement Multiplication

using Booths algorithm.

multiply  $(6) * (-4)$  PTO

- Q5. a) the processor issues an I/O command, continues to execute other instructions, and is interrupted by the I/O module when it has completed its work.
- b)




Figure (1) Hardwired Control Organization

Q4(b) Booth's algorithm (6) \* (-4)

$$m = 6 = 0110 \quad -m = 1001$$

$$s = 0100 \quad +1$$

$$\boxed{\phi = -4 = 1100} \quad \boxed{-m = 1010}$$

	A	φ	φ <sub>-1</sub>	
I <sub>1</sub>	{ 0000	1100	0	ARS A, φ, φ <sub>-1</sub>
	↓			
	{ 0000	0110	0	ARS —

I <sub>2</sub>	{ 0000	0011	0	A = A - m
				0000
				+ 1010
				-----
				1010

I <sub>3</sub>	{ 1010	0011	0	
	↓			
	{ 1101	0001	1	ARS

I<sub>4</sub> { 1110 1000 1

Result = 11101000

1	11101000	
	00010111	+ 1
	-----	
	00110000	
		$\boxed{= -24}$

Q6 Write notes on ( any three ) (20 M)

a) User-visible registers:

General purpose

Data

Address

Condition codes

Control and status registers:


IR

PC


MAR

MBR

b)




c)



d) Nano Programming

# Microprogramming vs. Nanoprogramming



- (a)
- (b)
- e) Structural hazards
- Data hazards
- Control hazards