9p. Gsl. - - 00025073

Model solution and scheme of marking

- N.B.: (1)
- Question No. 1 is compulsory.

 Solve any three questions from the remaining five questions.

 Figures to the right indicate full marks. (2)
 - (3)
 - Assume suitable data if necessary and mention the same in answer sheet. (4)

Q.1	Attempt any 5 questions	
(a	Types of capacitors:	
	Electrolytic, Ceramic, etc	
	Explanation in brief.	Γ/
(b	Explain why collector resistor R_C should be as large as possible in the design of	[4
	CE ampliner.	[4
(c	Zener as voltage regulator:	
	Ru Via Via RL Vz	
	Forward current	
	1 straig current	
	Reverse Breakdown voltage Reverse Bias Zener break down or	[2]
- 1	avalanche region	
	Constant	
l '	voltage Reverse	
	The function of a regulator is to provide a constant output voltage to a load connected in parallel with it in spite of the ripples in the supply voltage or the variation in the load current and the zener diode will continue to regulate the voltage until the diodes current falls below the minimum $I_{Z(min)}$ value in the reverse breakdown region. It permits current to flow in the forward direction as normal, but will also allow it to flow in the reverse direction when the voltage is above a certain value - the breakdown voltage known as the Zener voltage. The Zener diode specially made to have a reverse voltage breakdown at a specific voltage. Its characteristics are otherwise very similar to common diodes. In breakdown the voltage across the Zener diode is close to constant over a wide	
	range of currents thus making it useful as a shunt voltage regulator. The purpose of a voltage regulator is to maintain a constant voltage across a load regardless of variations in the applied input voltage and variations in the load current. A typical Zener diode shunt regulator is shown in Figure 3. The	[2]



resistor is selected so that when the input voltage is at $V_{IN(min)}$ and the load current is at $I_{L(max)}$ that the current through the Zener diode is at least $I_{z(min)}$. Then for all other combinations of input voltage and load current the Zener diode conducts the excess current thus maintaining a constant voltage across the load. The Zener conducts the least current when the load current is the highest and it conducts the most current when the load current is the lowest.

If there is no load resistance, shunt regulators can be used to dissipate total power through the series resistance and the Zener diode. Shunt regulators have an inherent current limiting advantage under load fault conditions because the series resistor limits excess current.

A zener diode of break down voltage Vz is reverse connected to an input voltage source Vi across a load resistance RL and a series resistor Rs. The voltage across the zener will remain steady at its break down voltage Vz for all the values of zener current Iz as long as the current remains in the break down region. Hence a regulated DC output voltage V₀ = V_Z is obtained across RL, whenever the input voltage remains within a minimum and maximum voltage.

Basically there are two type of regulations such as:

a) Line Regulation

In this type of regulation, series resistance and load resistance are fixed, only input voltage is changing. Output voltage remains the same as long as the input voltage is maintained above a minimum value.

$$\frac{\Delta V_0}{\Delta V_{IN}}$$
*100

Percentage of line regulation can be calculated by = where $\bar{V_0}$ is the output voltage and V_{IN} is the input voltage and ΔV_0 is the change in output voltage for a particular change in input voltage ΔV_{IN} .

b) Load Regulation

In this type of regulation, input voltage is fixed and the load resistance is varying. Output volt remains same, as long as the load resistance is maintained

$$\left[\frac{V_{NL} - V_{FL}}{V_{NL}}\right] * 100$$

Percentage of load regulation = $\begin{bmatrix} \frac{V_{NL} - V_{FL}}{V_{NL}} \end{bmatrix} * 100$ where where V_{NL} is the null load resistor voltage (ie. remove the load resistance and measure the voltage across the Zener Diode) and V_{FL} is the full load resistor voltage

State and explain Miller's Theorem.

The Miller's theorem establishes that in a linear circuit, if there exists a branch with impedance Z, connecting two nodes with nodal voltages V_1 and V_2 , we can replace this branch by two branches connecting the corresponding nodes to ground by impedances respectively Z / (1-K) and KZ/(K-1), where $K = V_2/V_1$.

[2]




		$ \begin{array}{c cccc} V_1 & Z & V_2 & & & & V_1 \\ \hline & & & & & & & & & & & & & & & & & & &$	[2]
	(e	and the state of a diode.	
			[2]
		$\begin{array}{c c} v_d(t) \stackrel{(+)}{=} \\ \downarrow \\ V_D \stackrel{(+)}{=} \end{array}$	
		Explanation.	[0]
	(f)	Explain of hybrid pi model of BJT with diagram.	[2] [2+2]
Q.2	(a)	Fabrication steps of passive elements: Fabrication Steps are: Silicon Wafer preparation, Epitaxial Growth, Oxidation, Diffusion, Ion implantation, Isolation technique, Metallization, Assembly processing and packaging. Explanation in brief.	[5]
	(c)	Explanations of concept of zero temperature drift in JFET. Design of an L section LC filter with full wave rectifier.	[5]
		Ripple factor $\tau = 1$ Grifical inductance $J_c = RL$	[2]
		. C 1	[2]
		$R_{L} = \frac{V_{o(dc)}}{I_{L}}$	[2]
Q.3	(a)	Calculate value of L and using formula of ripple factor calculate and	[4]
		Small signal hybrid parameter equivalent circuit for CE amplifier Define the same. Advantages of h parameters	[3] [3]
			[4]



	(b)	9 20V	
		\$1.8 KSL	
		*	
		= 6-10V	
		77 741)	
		$V_{G3} = 10 - I_{\mathcal{D}} P_{\mathcal{L}}$	
		Ip = Ipss [1 - VGS]2	[4]
		TID 7 PDSS [1 Ve]	
		10 = 6.973 m H	
		Vgs = -0.370552	[3]
		VDS = VDD - ID (FD+FE)	507
			[3]
		= 7.185V	
Q.4	(a)	Design the resistors of a single stage CS amplifier for audio frequency with	
		BFW11 with $I_{DS} = (3.3 \pm 0.6)$ mA and $ A_{V} = 12$.	
	1	Joss - 7mA, gmo = 5600 MT, Vp = -2.5V, Td = 50k	
		STEP 2: SELECTION OF BIASING TECHNIQUE	
		since variation in parameter is given, we will	
		select potential divider biasing.	
		STEPS: CALCULATION FROM GRAPH OF TRANSFER	
		CHARACTERISTICS .	[03
		(OBSERVATION TABLE FOR GRAPH TO BE TAKEN FROM DATASHEET MENTIONED AS	
		JET MUTUAL CHARACTERISTICS.	
		From graph Vg = 2-9V and Vg = 2-4mA	
		Rs = NG - 2.9 =1.208KD	
		Let Rs = 1-2KW/4W = 2.9 = 1.208 KD	
		ALL KS = 1-8KY YAW	
		Vasa - Va - Ipa Rs.	
		Ipg = Ip(max) + Ip(min) = 3.9m + 2.7m = 3.3m	2
		2	








	(b)	, 10V	
		0.1 k 43.4 f	
		DC Analysis (calculate g_m and r_π)	[03]
		AC analysis	[03]
		Derivation of expression for time constant	
		Ts= (Rs+Zi)· Cc	[04]
		$f_{L} = \frac{1}{2\pi \tau_s}$	
		Av(max) = gmm Rc x RB (Rs+Zi) (Rs+Zb)	
Q.5	(a)	500 SL CC1	[10]
		$V_{ys} = -I_{pRs}$ $I_{p} = I_{pss} \left[1 - \frac{V_{ys}}{V_{p}} \right]^{2} = \frac{2.0(1 \text{ m} + \left(\frac{\text{Valid}}{\text{Frot}} \right)}{\text{Frot}}$	[3]
			[3]
		VG3 = -2.48 V	
		gmo = 2 Toss = 2 (6000)	[2]
		Ino = 27055 = 20000000 Ino = 27055 = 2000000000000000000000000000000000	[2]







Q.6		Short notes on: (Attempt any four)	[20]
	(a)	High frequency π equivalent model of common emitter BJT.	
		gmvm T Cs	
	(b)	Stability factors of various biasing techniques of BJT.	
	(c) (d)	Comparison of BJT CE and JFET CS amplifier. Different types of filters.	
	(e)	JFET parameters: μ, rd, gm.	
		Drain resistance rd = $\Delta V_{DS} / \Delta I_{D}$ Tran conductance gm= $\Delta I_{D} / \Delta V_{GS}$ Amplification factor $\mu = \Delta V_{DS} / \Delta V_{GS} = (\Delta V_{DS} / \Delta I_{D}) X (\Delta I_{D} / \Delta V_{GS}) = rd X gm$	

3 * .