Duration:3 hours	Total marks:80
N.S.: (1) Question No.1 is compulsory. (2) Solve any three from remaining five questions. (3) Figures to the right indicate full marks	
<ul> <li>Q. 1 Answer the following questions:</li> <li>(a)Write the entity declaration in VHDL for NOR gate.</li> <li>(b) Add (22)<sub>10</sub> to (56)<sub>10</sub> in BCD.</li> <li>(c) Convert decimal 57 into binary, base 7and Hexadecimal.</li> <li>(d) Construct Hamming code for 1010.</li> <li>(e) Perform subtraction using 2's complement for (10)<sub>10</sub>-(7)<sub>10</sub></li> <li>(f) State and prove De Morgan's law.</li> <li>(g) Convert (77)<sub>10</sub> into Excess-3 code.</li> <li>(h) Perform addition of (34)<sub>8</sub> and (62)<sub>8</sub></li> <li>(i)Find 8's complement of the numbers (37)<sub>8</sub> and (301)<sub>8</sub></li> <li>(j)Explain ASCII code in brief.</li> </ul>	(20)
<b>Q.</b> 2(a) Simplify the following equation using K map to obtain SOP equation minimum equation using only NAND gates.	n and realize the
$F(A,B,C,D) = \sum m(1,2,4,6,9,10,12,14) + d(3,7,13)$ <b>(b)</b> Implement full adder using 8:1 mux.	(10) (10)
<b>Q. 3(a)</b> Obtain the minimal expression using QuineMc-Cluskey method $F(A,B,C,D)=\sum m(1,2,3,5,6,10,11,13,14) + d(4,7)$ ( <b>b</b> ) What is race around condition? How to overcome it?	(10) (10)
<b>Q. 4(a)</b> Design 3 bit asynchronous counter and draw the timing diagram. <b>(b)</b> Convert JK flipflop to SR flipflop and D flipflop.	(10) (10)
<b>Q. 5(a)</b> Compare TTL and CMOS with respect to different parameters. <b>(b)</b> Explain the features of VHDL and its modeling styles.	(10) (10)
<ul> <li>Q. 6 Write short notes on(any four)</li> <li>a) Moore and Mealy machine</li> <li>b) Sequence generator</li> <li>c) Universal shift register</li> <li>d) Priority encoder</li> <li>e) Carry look ahead adder</li> </ul>	(20)

\*\*\*\*\*