Duration: 3 Hours			Marks: 80
Q.1		 (1) Question No.1 is compulsory. (2) Attempt any three out of remaining. (3) Assume suitable data wherever required. any four 	
(a)	Compare CMOS Technology with BJT Technology		
(b)	Determine intrinsic gate capacitance with		5
	$t_{ox} = 15$	0A ⁰ and W=4 μ m ,L=2 μ m (ϵ_0 =8.854x10 ⁻¹⁴ F/m & ϵ_{sio2} =3.9)	
(c)	Differe	entiate between Static & Dynamic RAM cells.	5
(d)	Draw	CMOS implementation of D Flip Flop.	5
(e)	Impler	ment Y = using $\overline{(A + B)} \cdot (C + D)$ Dynamic CMOS logic.	5
Q.2 (a)	Compare various loads used in Inverter circuit and compare different parameters which characterize each type of Inverters		t 10
Q.2(b))	-	nent 4:1 Multiplexer using NMOS Pass Transistor Logic. Explain tages of using Transmission gates.	n 10
Q3 (a)	-	are Ripple carry adder and carry look ahead adder (CLA). Explain CLA adder implementation	n 10
Q3 (b)		4X4 NOR based ROM array circuitry stored following data 001,0011,0001	a 10
Q.4(a)	Explai	n clock generation networks and distribution networks used in circuits.	10
Q4 (b)	Explai	n Pseudo NMOS Logic and hence implement 2 I/P NAND gate.	10
Q.5(a)		and Explain interconnect scaling with its width ,length ,thickness apacitances	s 10
Q.5(b)	Explai	n various ESD protection schemes	10
Q.6	(1)Sen (2)Bar (3) Cro	a short notes on use Amplifier rel Shifter oss talk vel 1 and Level2 MOS Model	20
